

- TRANSMISSION BIT ORDER (D0 TO D9 SHOW TRANSMISSION DATA, C4 TO C0 SHOW CRC BITS)  
CONVENTIONAL POSTPOSITION : D9, D8, D7, D6, D5, D4, D3, D2, D1, D0, C4, C3, C2, C1, C0  
PREPOSITION : C4, C3, C2, C1, C0, D9, D8, D7, D6, D5, D4, D3, D2, D1, D0

FIG.1A

- RECEIVED DATA BIT AND RECEIVED CRC BIT  
(WHEN DETECTING A POSITION WHERE THE NUMBER OF BITS IS  
SMALLER BY ONE FROM THE CORRECT RATE POSITION)  
CONVENTIONAL POSTPOSITION: DATA = D9, D8, D7, D6, D5, D4, D3, D2, D1 CRC=D0, C4, C3, C2, C1  
PREPOSITION: DATA = D9, D8, D7, D6, D5, D4, D3, D2, D1 CRC=C4, C3, C2, C1, C0


FIG.1B

- TRANSMISSION BIT ORDER (D0 TO D9 SHOW TRANSMISSION DATA, C4 TO C0 SHOW CRC BITS)
- CONVENTIONAL POSTPOSITION: D9,D8,D7,D6,D5,D4,D3,D2,D1,D0,C4,C3,C2,C1,C0
- NEW POSTPOSITION: D9,D8,D7,D6,D5,D4,D3,D2,D1,D0,C0,C1,C2,C3,C4

FIG.2A


- RECEIVED DATA BIT AND RECEIVED CRC BIT  
(WHEN DETECTING A POSITION WHERE THE NUMBER OF BITS IS  
SMALLER BY ONE FROM THE CORRECT RATE POSITION)
- CONVENTIONAL POSTPOSITION: DATA =D9,D8,D7,D6,D5,D4,D3,D2,D1 CRC=D0,C4,C3,C2,C1
- NEW POSTPOSITION: DATA =D9,D8,D7,D6,D5,D4,D3,D2,D1 CRC=D0,C0,C1,C2,C3

FIG.2B



TRANSMITTER CONFIGURATION

FIG.3A



RECEIVER CONFIGURATION

FIG.3B

OUTPUT OF MULTIPLEXER




FIG. 4A

OUTPUT OF MULTIPLEXER




FIG. 4B

FIG. 4C is a diagram of the output of a multiplexer. It shows a sequence of data frames, each consisting of a header and a body. The header contains a frame number and a frame size. The body contains the data for that frame. The frames are transmitted in order, and the output is a continuous stream of data.




FIG.4C




FIG.5

FIG. 6 is a block diagram of a frame structure. The frame is divided into slots. The slots are labeled SLOTT #1, SLOTT #2, SLOTT #3, SLOTT #(M-1), and SLOTT #M. The frame is labeled 1 FRAME. The slots are labeled N BITS. The frame is labeled DATA TRANSMISSION ORDER.

# OUTPUT OF FRAME MEMORY




FIG.6






FIG.7




FIG.8


FIG. 9A

FIG. 9

FIG. 9A

FIG. 9A

FIG. 9B



S26

TRACEBACK  
(OUTPUT OF STATE 0  
DECODED DATA SEQUENCE)

S27

ERROR-DETECTING CODING  
(UP TO ASSUMED FINAL  
BIT POSITION #L)

S28

COMPARE CRC CODES  
RECEIVED CRC  
≠ RE-CODED CRC

RECEIVED CRC  
= RE-CODED CRC  
S29

$S_{min} \leq S(L)$


COMPARE  $S_{min}$  AND  $S(L)$

S30

$S_{min} = S(L)$   
 $L' = L$

FIG.9B

FIG. 10A is a block diagram of a transmitter configuration. The transmitter includes a terminal 1, a terminal 5, an error detecting coder 4, a rate information memory 40, a multiplexer 6', an error correcting coder 8, an interleaver 10, a frame memory 12, a radio circuit 14, and an antenna 16. The terminal 1 is connected to the error detecting coder 4. The terminal 5 is connected to the rate information memory 40. The error detecting coder 4 and the rate information memory 40 are connected to the multiplexer 6'. The multiplexer 6' is connected to the error correcting coder 8. The error correcting coder 8 is connected to the interleaver 10. The interleaver 10 is connected to the frame memory 12. The frame memory 12 is connected to the radio circuit 14. The radio circuit 14 is connected to the antenna 16. The antenna 16 is labeled 13/24.



TRANSMITTER CONFIGURATION

FIG.10A

14/24






FIG.10B

## OUTPUT OF MULTIPLEXER



**FIG.11A**

### OUTPUT OF MULTIPLEXER



**FIG. 11B**

16/24

# OUTPUT OF MULTIPLEXER




FIG.11C



17/24






FIG.12






FIG.13C




FIG.14A




FIG.14B




FIG.14C




FIG. 15A




FIG. 15B



**FIG.16**

